Abstract-The buried-oxide in SOI MOSFET inhibits heat dissipation in the Si film and leads to increase in transistor temperature. This paper reports a simple and accurate characterization method for the self-heating effect (SHE) in SOI MOSFET. The ac output conductance at a chosen bias point is measured at several frequencies to determine the thermal resistance ( ) and thermal capacitance ( ) associated with the SOI device. This methodology is important to remove the misleadingly large self-heating effect from the dc -data in device modeling. Not correcting for SHE may lead to significant error in circuit simulation. After SHE is accounted for, the frequency-dependent SHE may be disabled in circuit simulation without sacrificing the accuracy, thus providing faster circuit simulation for high-frequency circuits.
SOI Thermal Impedance Extraction Methodology and Its Significance for Circuit Simulation I. INTRODUCTION

D
EEP submicron CMOS on SOI is becoming a mainstream technology, which offers up to 20-35% performance gain over a comparable bulk technology [1] . SOI MOSFET exhibits high transconductance and low junction capacitance due to the presence of buried-oxide. However, the thick buried-oxide underneath the Si film gives rise to the self-heating effect (SHE). In extreme case, SHE results in a negative output conductance during dc -measurement. In general, SHE causes significant reduction in drain current. This is because the carrier mobility and saturation velocity decrease as a result of the increase in device temperature. It must be pointed out that SHE is significant only in the dc characteristics when the device power dissipation ( ) is high. The dynamic operation of low-power circuits, however, is essentially not affected by SHE, because most of the circuits operate well above the SHE corner frequency. Therefore, it is essential to extract the SHE parameters and subtract them from the SOI MOSFET characteristics for accurate circuit modeling.
A complete SOI device model consists of a SHE-free compact model plus a model for SHE-induced temperature rise. The SHE is modeled by an equivalent circuit [2] as shown in Publisher Item Identifier S 0018-9383(01)02352-8. In SPICE, self-heating is implemented by introducing an internal temperature node to the device. This node is connected to ground through the and network and the nodal "voltage" is actually the device temperature. SPICE engine will perform the Newton-Raphson iterations until the convergence criteria are satisfied for both the physical nodes and the temperature node of the device. Although an analytical model of is provided by [3] , in fact strongly depends on technology and therefore needs to be characterized experimentally for each technology. Complex ac [4] and pulse [5] techniques have been proposed for obtaining SHE-free -data. In this work, we will use the ac output conductance ( ) data at a chosen bias point to characterize both and . With and determined, the SHE is subtracted from the dc data and SHE-free -data are obtained. Based on the SHE-free data, accurate device model parameters can be extracted. In Section II, we apply MEDICI [6] simulation to illustrate SHE in . The ac output conductance measurement technique is described in Section III. Section IV discusses the extraction methodology for and of SOI devices. Section V presents the experimental data and circuit simulation results using the BSIMSOI model.
II. ILLUSTRATION OF SELF-HEATING THROUGH SIMULATION
For SOI MOSFET, the increase in dc device temperature, or the so-called lattice temperature, is determined by the thermal resistance and power consumption [7] (1) where and are the lattice temperature and ambient temperature, respectively. The increased in the SOI film reduces the mobility and saturation velocity of the carriers, leading to a lower . SHE is the most severe at high and . is observed as shown in the inset when the self-heating is included in MEDICI simulation. When self-heating is turned off, a large positive is observed in the inset. The difference between the two cases contains the desired information regarding . Experimentally, one cannot turn on or turn off self-heating at will. However, one can still obtain the same information by measuring the frequency response of as shown below. The increase of ac lattice temperature as modeled in Fig. 1 is given by (2) where is the thermal time constant, and the SHE characteristic frequency . At low frequency, varies in step with the ac signal, therefore remains at its dc value, i.e., a small negative value as shown by the main curve in Fig. 2 . In this paper, refers to the real part of , the drain admittance. As frequency increases, gradually ceases to respond to the signal so that ac SHE is suppressed, and starts to increase. What remains at high frequency is the intrinsic , which is always positive and its value is determined by the channel length modulation (CLM), drain-induced barrier lowering (DIBL) effects, etc. Fig. 2 also indicates that when SHE is turned on, at high frequency (ac SHE-free) is smaller than that when SHE is turned off. This is because dc SHE causes a difference in the quiescent temperatures in the two cases. When SHE is turned on, the quiescent temperature (device temperature) is higher than the ambient temperature. Although ac SHE is suppressed at high frequency, the dc SHE is still present and it reduces as compared with the case where SHE is turned off. The phase is 180 at low frequency, indicating a negative . When frequency increases beyond , the phase crosses 90 and eventually becomes zero. This means becomes positive as frequency increases, because ac self-heating is suppressed. Fig. 4(b) shows the real and imaginary parts of . Similar to the MEDICI simulation result, the transition of from negative to positive value occurs between 100 kHz and 1 MHz. This corresponds to a in the order of microsecond. Interestingly, around 300 kHz, the real part of becomes zero and the transistor behaves as a pure capacitor. Hence, for a single frequency application, a huge on-chip capacitor (around 1 pF/ m ) with high-Q (quality factor) and small area can be synthesized with an SOI MOSFET.
At a smaller drain bias in the saturation region, SHE may be overwhelmed by CLM and DIBL effects, so that is positive even at low frequency and dc. For example, in Fig. 5 , at V and V, is positive for the entire frequency range even though the same device exhibits negative in Fig. 4(b) . The sign of is unimportant. It will be shown that it is , the difference of between high-and low-frequency asymptote that will yield the value. The experimental data for a partially depleted (PD) SOI device is shown in Fig. 6 . Since the floating-body effect (FBE) is more serious in PD SOI than in FD SOI, the current increase due to FBE normally overwhelms the decrease due to SHE even at high . Therefore, negative is not observed in PD SOI devices. In Fig. 6 , the decrease of at 10 -10 Hz is due to the suppression of FBE [8] , while the increase of at 1 MHz results from the suppression of SHE. It is worthwhile to note that the characteristic frequencies associated with FBE are bias-dependent, whereas the SHE characteristic frequency ( ) is bias-independent. This is an evidence that the latter does have a nonelectrical origin. 
IV. DETERMINATION OF AND
To relate and to the versus frequency plot, is decomposed, as shown in Fig. 7 . The total ac consists of the intrinsic conductance due to CLM and DIBL effects, etc., plus the conductance due to FBE and SHE:
At low frequency (Point A), both FBE and SHE are present. As frequency increase beyond the FBE characteristic frequency such as at Point B, the effect of ac FBE on is negligible. At the high-frequency end of the measurement (Point C), ac SHE is suppressed. Thus, at Point C is a good approximation to the intrinsic conductance. Fig. 7 suggests that the difference of between Point B and C is , the contribution of SHE. The same analysis is applicable to FD devices, irrespective of the sign of . can be expressed as
, the slope of versus temperature, can be determined from the hot-chuck measurement as shown in Fig. 8 . The second term on the RHS of (4) can be derived from (1) as follows:
Taking in the saturation region where SHE occurs, (6) is simplfied as (7) Therefore, (8) Substituting (8) where is the at Point B in Fig. 7 . In either case,
Since it is difficult to precisely determine from the ac data, is extracted by fitting the ac data. Emperically is the frequency where in Fig. 7 . Fig. 9 shows the thermal time constant and the extracted as a function of channel width. Note that is independent of channel widths, and it is nearly constant for different SOI film thickness (PD and FD). This is because and have inverse dependencies on and . has been modeled as [2] (11) Fig. 9 . Extracted thermal time constant ( ) and normalized thermal resistance (R W ) vs. channel width. is basically constant while R W is smaller for narrow-channel device due to spreading thermal resistance. where channel width; and thickness of the buried-oxide and SOI film, respectively; and thermal conductivity of SiO and Si, respectively. This model predicts that scales linearly with , i.e., the normalized thermal resistance is constant for all channel widths. However, due to the spreading thermal resistance nature of the device [9] , narrow-width device exhibits smaller , as shown in Fig. 9 . This is further validated by DAVINCI 3-D [10] simulations. Fig. 10 shows that 1/ exhibits a linear dependence on for large . As decreases, 1/ asymptotically tends to a finite number. Fig. 11 shows the procedure for extracting BSIMSOI [2] model parameters. and are determined to remove SHE from the raw -data before the extraction of the basic model parameters and other SOI-specific parameters. With the parameters so extracted, simulation provides an excellent fit to the measured -characteristics for FD and PD devices, as shown in Figs. 12 and 13 , respectively. Since the simulation results based on the extracted agree with the raw - data, the SHE-free -data can be obtained from simulation by setting . Not correcting for SHE may lead to 20% underestimation of the real (SHE-free) drain current at high and in high-frequency circuits. Fig. 14 shows that BSIMSOI simulation results also agree well with the ac data of the FD and PD devices based on the extracted and . This is important for the accurate simulation of SOI analog circuits over a wide frequency range. Fig. 15 shows the measured ac data and simulation results of a FD device as a function of drain bias for several frequencies. At low frequency and high , is negative due to SHE. As frequency increases, negative is less likely to appear because ac SHE is suppressed.
V. VERIFICATION OF SHE CHARACTERIZATION AND DISCUSSION
We emphasize that this technique provides a way to recover the SHE-free -curves (see Figs. 12 and 13) that are important for modeling transistor characteristics in low-power circuits. For digital circuits, the quiescent average power dissipation is very low and the signal frequency is much higher than , therefore both dc and ac SHE are negligible. Fig. 16 shows BSIMSOI simulation results of a 51-stage PD SOI ring-oscillator (RO) with m. SHE is negligible, as the operation frequency is around 0.5 GHz, well above . Two observations from the figure are significant for SOI modeling and circuit simulation. First, if, perhaps for simplicity, SHE is ignored in the device model parameter extraction (as if one were unaware of SHE in SOI, and the model parameters are obtained by simply fitting the measured data with minimum RMS error), simulation (dash-dot lines) will overestimate the gate delay of RO by 15%. This is because the real drain current in the high-frequency circuit, which is SHE-free, is underestimated by the dc current not corrected for SHE. Second, as long as SHE is considered (corrected) in model parameter extraction, simulation accuracy is hardly affected whether the thermal model shown in Fig. 1 is used in circuit simulation or not. However, the simulation time is reduced by 15% if the self-heating model is turned off, as shown in Table I . This suggests that for most of digital circuits simulations, once SHE-free model parameters are obtained using the extracted and , the SHE model can be disabled. The simulation-efficiency improvement is expected to be even more significant for larger circuits.
VI. CONCLUSION
An accurate and simple characterization method for the selfheating effect in SOI MOSFET is reported. Drain output conductance data at a selected bias point and several frequencies are used to extract and . The technique is verified with measured data. With and known, the important SHE-free model parameters can be easily deduced. This greatly simplifies the extraction of SOI compact model parameters. For low-power digital circuit simulation, as long as heating-free device characteristics (model parameters) is employed, SHE model may usually be turned off to improve simulation efficiency. He has served as an advisor to many industry, government, and educational institutions. His present research areas include VLSI devices, silicon-on-insulator devices, hot electron effects, thin dielectrics, electromigration, circuit reliability simulation, and nonvolatile semiconductor memories. He has been awarded several patents on semiconductor devices and technology. He has authored or coauthored four books and over 600 research papers and supervised 60 doctoral students.
Dr. Hu has delivered dozens of keynote addresses and invited papers at scientific conferences and has received several best paper awards. In 1997, he was 
